A VLSI designer plans to pipeline a data path using D-type flip-flops with tclk-to-Q=47psec, tsetup=24psec and thold=44psec. If a 1038MHz clock is used with a maximum clock skew of 63psec, and t