Answer: Fixed length instruction could be completed in less clock cycles for which they are faster to decode and execute.
Explanation:
RISC processors use simple fixed length instruction which takes about one clock cycle due to which they could executed much faster.
These fixed length instructions have a uniform formatting which makes it easy for fetching and parsing the instructions and as decoding takes place faster RISC processors execute them in a shorter time.
