hold time of 50 ps, a clock-to-q propagation delay of 100 ps, and a clock-to-q contamination delay of 70 ps. (a) if there is no clock skew, what is the maximum operating frequency of the circuit? maximum operating frequency will be determined by critical (longest) path (b) how much clock skew can the circuit tolerate before it might experience a hold time violation?
