question 4: data hazard: assume that the architecture has no fixes for only control hazards, i.e., pipeline architecture with forwarding unit and no hazard detection unit. for the same mips code as q2, (i) write the complete 5-stage pipeline implementation by resolving the structural and data hazards (ii) compute the effective cycles per instruction (iii) can we use reordering of instructions to further reduce the cpi?
