contestada

the following synchronizer circuit is composed of flip-flops with a setup time of 2 ns, a hold time of 0 ns, and a clock-to-q de